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Abstract. In this paper a common-gate LNA is presented,
which is used in a low-power IEEE 802.15.4 receiver with
severer requirements on the current consumption. The LNA
is designed in a 0.25µm CMOS technology and consumes
only 831µA. The LNA achieves a voltage gain of 12.89dB,
a NF of 4.86dB, and an IIP3 of -6.0dBm.
1 Introduction
There are a variety of wireless communication systems,
which can be distinguished in terms of their system features.
The new IEEE 802.15.4 standard - ZigBee (Zig) is intended
for communication systems with low data rates, allowing re-
duced protocols and short duty cycles. Therefore, it is espe-
cially qualiﬁed for wireless senor networks. In comparison
to other systems like UMTS, GSM or GPS, ZigBee has a
smaller RF-bandwidth and is intended for a communication
range up to 100m. In contrast, other systems have a higher
RF-bandwidth and a communication range of a few kilome-
ters up to a distance from satellite to earth.
The system requirements in terms of linearity (3rd order
intercept point - IIP3) and noise (noise ﬁgure - NF) must
be determined. According to the complexity of a wireless
system, this should be done by a proper system simulation
(St¨ ucke et al., 2005). Based on the system simulation, it
can be shown that the linearity and noise ﬁgure require-
ments are much lower than for other communications sys-
tems. For these relaxed requirements, a battery lifetime of
up to two years becomes feasible for a IEEE 802.15.4 re-
ceiver, whereas for GSM or UMTS it is difﬁcult to achieve
larger battery lifetime than one week.
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2 LNA architecture
There are two basic topologies for LNA (Lee, 2004; Razavi,
1998), either common-source (CS) or common-gate (CG)
conﬁgurations. The CS-LNA, depicted in Fig. 1(a), pro-
vides the 50 input impedance Zin by inductive degener-
ation. The input impedance are tuned to the desired carrier
frequency f0 and can be determined as
Zin =
gm · Ls
Cgs
= ωT · Ls = 2π · fT · Ls , (1)
where fT is the transit frequency, Ls the source inductor, gm
the transconductance and Cgs the gate source capacitance of
the MOSFET. The inductor at the drain terminal resonates
with the parasitic capacitances of the MOSFET and the in-
ductor itself and the input capacitor of the following circuit
(mixer) at the desired carrier frequency f0. The resulting
equivalent resistance RP of the resonance circuit can be de-
termined for this frequency. Hence, the voltage gain GV can
be expressed as
GV =

 

vout
vin

 
 ≈
RP
Rs
·
ωT
ω0
, (2)
where Rs is the source impedance (normally 50). Since fT
is proportional to the bias current, a decrease in bias current
will result in a decrease in gain. To tune the Zin to 50 Ls
must be adjusted.
In contrast, the voltage gain of the CG-LNA (depicted in
Fig. 1(b)) becomes
GV =




vout
vin



 = gms · RP (3)
and the input impedance is approximately equal to
Zin ≈
1
gms
, (4)
where gms denotes the drain-source transconductance of the
MOSFETasproposedinEnzetal.(1995). Adecreaseinbias
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Fig. 1. Principle LNA architectures: (a) common-source LNA and
(b) common-gate LNA.
current also results in a decrease in GV, but in an increase
in the Zin. Therefore, an appropriate bias current must be
chosen.
As deﬁned in Shaeffer and Lee (1997), the noise factor
FCS of the CS-LNA can be calculated from
FCS ≈ 1 +
γ
α
·
1
Qin
· 9CS ·
ω0
ωT
, (5)
where γ is the drain noise factor of the MOSFET and 9CS
describe the portion of the induced gate noise. The other
terms are Qin =1/ω0CgsRs and α =gm/gd0, with gd0 is the
zero-bias drain conductance.
In contrast, the noise factor of the CG-LNA can be deter-
mined as (Shaeffer and Lee, 1997)
FCG ≈ 1 +
γ
α
. (6)
The noise ﬁgure of the CS-LNA is bias-dependent, since
it is a function of the bias-dependent fT as shown by Eq. (5).
According Eq. (6), the noise ﬁgure of the CG-LNA is bias
independent in a ﬁrst order approximation. Thus, the noise
factor (FCS) of the CS-LNA is a linear function of the ratio
f0/fT, while it is constant with respect to it for the CG-LNA
(Allstot et al., 2004). For large values of this ratio, the CG-
LNA outperforms the CS-LNA in terms of the noise ﬁgure.
However, for low bias currents, the fT becomes low and,
hence, the ratio f0/fT becomes large. Therefore, the CG-
LNA is more suitable for relaxed noise ﬁgure requirements
but tough demands for low current consumption. But in prac-
tice the behavior is more complicated.
3 Operating point of the CG-LNA
3.1 Operation of the MOSFET in moderate inversion
The different modes of operation of the MOSFET in satura-
tion can be deﬁned according to the EKV-model (Enz et al.,
Fig. 2. Normalized transconductance to drain current ratio.
1995) as weak, moderate and strong inversion. The mode
of operation can be expressed in terms of the inversion co-
efﬁcient if which is the ratio of drain current ID to speciﬁc
current IS in saturation. For if <0.1 the MOSFET operates
in weak inversion, for 0.1≤if ≤10 in moderate inversion
and for if >10 in strong inversion as shown in Fig. 2.
The ratio of source transconductance gms to drain current
ID is called tranconductance efﬁciency. In weak inversion
this ratio is as large as for bipolar devices, whereas it is low in
strong inversion. The transition between both is in the mod-
erate inversion and is described by the normalized transcon-
ductance to drain current ratio (depicted in Fig. 2) in accor-
dance to Enz and Cheng (2000)
G
 
if

=
2
1 +
p
4 · if + 1
. (7)
Moving the operating point from strong inversion to mod-
erate inversion has the advantages of higher tranconductance
efﬁciency and lower electrical ﬁelds inside the MOSFET
(Enz and Cheng, 2000). Due to this, no velocity saturation
effect as well as no hot electron effects arises and, hence,
lower excess noise is obtained. The disadvantage is the
higher nonlinearity due to the exponential behavior of drain
current in weak inversion.
3.2 Selection of the operating point and biasing
As discussed in Sect. 3.1 it is advantageous to bias the LNA
in moderate inversion. Furthermore, the input impedance of
the CG-LNA must be equal to 50 and can be calculated
from
Zin =
1
gms + sCgs
. (8)
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Fig. 3. Transconductance efﬁciency.
The imaginary part (ωCgs) of the denominator must be suf-
ﬁciently low compared to the real part (gms). Consequently,
gms ≈20mS must be chosen in a ﬁrst order approximation.
Note, that in practical designs gms deviates from 20mS,
since bondwire and pad parasitics cause a small impedance
change.
A circuit simulation can determine the most suitable tran-
sistor size. Fig. 3 depicts the cadence simulation result of a
MOSFET with W =600µm and L=0.25µm. A bias cur-
rent of 831µA allows a transconductance of 20.4mS. Fur-
thermore, this operating point is located in the moderate in-
version region.
The schematic of the CG-LNA is shown in Fig. 4. The
inductor at the drain of the LNA-MOSFET M1 resonates
with the input capacitor of the following circuit (mixer) at
the desired carrier frequency. The bias current is supplied
via the current mirror, composed of the MOSFETs M2 and
M3. Since the MOSFET M2 should emulate an ideal cur-
rent source (compare Fig. 1(b)), its output resistance should
as large as possible. To fulﬁll this requirement, the chan-
nel length of the current mirror is chosen much larger than
the minimum channel length, since the output resistance de-
creases dramatically for short channel MOSFETs.
4 Noise of the CG-LNA
4.1 Noise in moderate inversion
The drain noise factor γ of long channel MOSFETs in sat-
uration was calculated by van der Ziel (1970) to γ =2/3.
Several measurements of short channel MOSFETs were pub-
lishedbyvariousauthors, e.g.Abidi(1986);Knoblingeretal.
(2000); Scholten et al. (2003), which show an increase of γ
Fig. 4. Schematic CG-LNA.
over 2/3. Furthermore, γ exhibits a bias dependence. Var-
ious theories about this excess noise in short channel MOS-
FETs exists. Unfortunately, most of them are not dedicated
to the moderate inversion region or still unsuitable for hand
calculations.
Klein (1998) proposed a model for the thermal noise,
which accounts for velocity saturation and hot carrier effects.
The model was originally developed for a MOSFET biased
in strong inversion and extended by Enz and Cheng (2000),
to cover the whole region from weak to strong inversion. The
noise parameter γ for a long channel MOSFET in saturation
can be expressed as
γsat−long =
2
3
·
 
1 +
1 −
p
4 · if + 1
8 · if
!
. (9)
It depends on the inversion coefﬁcient if and converges to
1/2 for low values of if in weak inversion region and con-
verges to 2/3 for large values of if in strong inversion. The
transition between both occurs in the moderate inversion and
is presented in the upper curve of Fig. 5. The short channel
γ can be calculated from
γsat
 
if

= γsat−long ·
 
1 +
1
G
 
if
 ·
θsat · τr
Leff
!
, (10)
where Leff denote the effective channel length, θsat the sat-
uration velocity and τr the relaxation time. The resulting
curve is depicted in the lower curve of Fig. 5 with the typ-
ical values θsat ≈105 ms−1 (Lee, 2004) and τr ≈1ps (Enz
and Cheng, 2000) and Leff =0.25µm. From this ﬁgure the
dramatical increase in strong inversion can be seen as well
as convergence to γ =0.7 in weak inversion. In the middle
of moderate inversion only a low increase to γ =0.93 can be
observed. This indicates the advantage of biasing the MOS-
FET in moderate inversion.
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Fig. 5. Drain noise factor in dependence of inversion coefﬁcient.
4.2 Noise ﬁgure calculation
The noise ﬁgure can be calculated based on the equivalent
circuit depicted in Fig. 6. The resonant circuit at the drain
is tuned to the desired carrier frequency f0 as described in
Sect. 2. Therefore, only the resistor RP which models the
tank losses in a parallel equivalent circuit is used in the fol-
lowing noise calculation.
It is very important to note that in Eqs. (5) and (6), the
noise contribution from the load RP is neglected. This is
a common way in the literature, but it is valid theoretically
only, if the load and thus the gain approaches inﬁnity. Since
the LNA needs a ﬁnite load impedance to achieve a voltage
gain, NF calculations must consider it.
The different noise sources are the thermal noise of RP
and Rs, the drain noise source and the induced gate noise
source which is partly correlated with the drain noise. The
noise sources can be described by (Shaeffer and Lee, 1997)
u2
Rs = 4kTRs · 1f (11)
u2
RP = 4kTRP · 1f (12)
i2
d = 4kTγgms · 1f (13)
i2
g,u = 4kTδgg ·

1 − |c|2

· 1f (14)
i2
g,c = 4kTδgg · |c|2 · 1f , (15)
with gg =ωCgs/5gms and c=−j 0.395 for long channel
MOSFET in saturation (Shaeffer and Lee, 2005).
The impact of distributed gate resistance RG (Razavi et al.,
1994) is reduced, since multiﬁnger gates are used and con-
tacted from both sides. Furthermore, RG can be reduced by
using silicided polysilicon with low resistivity. Hence, RG
Fig. 6. Equivalent circuit CG-LNA for noise ﬁgure calculation.
becomes small enough to be neglected in the noise ﬁgure
calculation.
The resulting noise factor is provided by Eq. (16) and can
be calculated with the equivalent circuit Fig. 6 and with the
Eqs. (11) – (15). Since the sum in Eq. (16) is contributed by
the LNA-MOSFET itself and by the load, it can be rewritten
as Eq. (17).
FCG = 1 + γ
1
gmsRs
 
1 +
1
Q2
in
!
9CG +
Rp
Rs
1
 G∗
v
 2 (16)
FCG = 1 + (FMOST − 1) + (Fload − 1) (17)
9CG = 1 +
1
Q2
in + 1
(
δ
5γ
− 2|c| ·
s
δ
5γ
)
(18)

G∗
v

2 =
g2
ms · R2
p
 1 + gmsRs + sCgsRs
 2 (19)
The portion of the induced gate noise is described by
Eq. (18). Note, that it is different to 9CS of the CS-LNA
in Eq. (5). The expression G∗
v =

 
vout
v0

  in Eq. (19) denotes
the gain with respect to the voltage v0, which is located in-
side the 50 source at the input of the LNA. In contrast to
the common deﬁnition of voltage gain Eq. (3), it comprises
also the input impedance Zin in the denominator.
With numerical values one gets Qin ≈6, gmsRs ≈1
because of the required input matching, 9CG ≈1 and
Rp
Rs
1
|G∗
v|
2 ≈0.8. Note at ﬁrst that 9CG ≈1 shows clearly,
that the induced gate noise has only a very little inﬂuence.
Secondly, note that the large contribution of the load has
a dramatic inﬂuence to the whole noise ﬁgure as discussed
above. The result of the noise calculation is FCG =2.49 with
γ =2/3 and FCG =2.73 with γ =0.9 if an increased γ is as-
sumed according to Sect. 4.1.
If we consider additional noise sources e.g. from the resis-
tive part of the pad and bondwire or from the biasing circuit,
Eq. (17) can be rewritten as
FCG = 1 + (FMOST − 1) + (Fload − 1)
+ (Fothers − 1) . (20)
Unfortunately, the BSIM 3.3 model used in the simulation
does not allow for the bias dependence of the noise. The
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Fig. 7. Simulation result: voltage gain of the CG-LNA.
circuit simulation is carried out with a γ =2/3. The “real”
value can be estimated with
FCG = 1 +
γreal
γSimu
· (FMOST − 1)|Simu
+ (Fload − 1) + (Fothers − 1) . (21)
This stems from the assumption that only the LNA-MOSFET
is affected by the higher γ value. Therefore, the simulation
results can be corrected.
5 Simulation results
The circuit simulation is performed using Cadence and are
based on the BSIM 3.3 MOSFET model. The pad parasitics
are modeled as well as the bondwire inductors and accounted
for in the simulation.
The inductor was modeled by its π-equivalent circuit with
ten elements as described in Long. The parameter of the
inductor model can be determined either by separate EM-
simulation of the coil or by measurement of the inductor,
followed by a parameter ﬁtting.
In Fig. 7, the simulation result of the gain of the CG-LNA
is shown. At the carrier frequency (868.3MHz) the linear
voltage gain amounts to 4.41 which is equivalent to 12.89dB
on logarithmic scale.
The simulated input impedance Zin is shown in Fig. 8.
The input impedance is close to 50, since the input reﬂec-
tion coefﬁcient S11 is -15.56dB. The remaining reﬂection
coefﬁcient is due to the parasitic effects of the gate source
capacitance, the bondwire and pads.
The simulation result of the noise ﬁgure is depicted in
Fig. 9. The circuit simulation evaluates a NF of 4.5dB equiv-
alent to a noise factor of 2.83. This value comprises the con-
tribution from the load as described in Sect. 4.2. The contri-
Fig. 8. Simulation result: input impedance of the CG-LNA.
Fig. 9. Simulation result: noise ﬁgure of the CG-LNA.
bution of the other parts is included and can be determined
as (Fothers −1) =0.34. As discussed in Sect. 4, the BSIM
3.3 model used in these simulations does not allow for the
bias dependence of γ. The expected ”real” value can be esti-
mated using Eq. (21) and it amounts to F =3.07 equivalent
to a noise ﬁgure of 4.86dB on logarithmic scale. According
to the system simulation (St¨ ucke et al., 2005), this sufﬁces to
meet the ZigBee requirements.
The linearity of the LNA is determined in terms of the IIP3
as the intersection of the 3rd order intermodulation product
with the fundamental component. The IIP3 is evaluated at
-6.0dBm as depicted in Fig. 10.
The simulation results of the CG-LNA biased in moderate
inversion are ﬁnally summarized in Table 1.
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Fig. 10. Simulation result: linearity (IIP3) of the CG-LNA.
6 Conclusions and outlook
The features of the presented CG-LNA are: The LNA oper-
ates at a very low current consumption, and external compo-
nents such as off-chip inductors or matching network are not
necessary. The operating of point the MOSFET is moved to
the moderate inversion with the above described advantages.
The impact of bondwire, and pads are accounted for in the
circuit simulation.
The designed CG-LNA is used in our IEEE 802.15.4
(ZigBee) receiver, which is at the moment in production at
our 0.25µm CMOS technology. Measurement results will
be presented after the fab-out. A further optimization of
Q-factor of the used drain inductor would result in a higher
gain with simultaneous noise ﬁgure reduction.
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